



Order

Now





CD40106B

SCHS097F-NOVEMBER 1998-REVISED MARCH 2017

CD40106B CMOS Hex Schmitt-Trigger Inverters

1 Features

EXAS

• Schmitt-Trigger Inputs

Instruments

- Hysteresis Voltage (Typical):
 - 0.9 V at V_{DD} = 5 V
 - 2.3 V at V_{DD} = 10 V
 - 3.5 V at V_{DD} = 15 V
- Noise Immunity Greater Than 50%
- No Limit On Input Rise and Fall Times
- Standardized, Symmetrical Output Characteristics
- For Quiescent Current at 20 V
- Maximum Input Current Of 1 µA at 18 V Over Full Package Temperature Range:
 - 100 nA at 18 V and 25°C
- Low V_{DD} and V_{SS} Current During Slow Input Ramp
- 5-V, 10-V, and 15-V Parametric Ratings

2 Applications

- Wave and Pulse Shapers
- High-Noise-Environment Systems
- Monostable Multivibrators
- Astable Multivibrators

3 Description


The CD40106B device consists of six Schmitt-Trigger inputs. Each circuit functions as an inverter with Schmitt-Trigger input. The trigger switches at different points for positive- and negative-going signals. The difference between the positive-going voltage (V_P) and the negative-going voltages (V_N) is defined as hysteresis voltage (V_H).

The CD40106B device is supplied in ceramic packaging (J) as well as standard packaging (D, N, NS, PW). All CD40106B devices are rated for -55° C to $+125^{\circ}$ C ambient temperature operation.


Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
CD40106BF	CDIP (14)	6.92 mm x 19.94 mm
CD40106BE	PDIP (14)	6.30 mm x 19.31 mm
CD40106BM	SOIC (14)	3.90 mm x 8.65 mm
CD40106BNSR	SO (14)	5.30 mm x 10.20 mm
CD40106BPWR	TSSOP (14)	4.40 mm x 5.00 mm

⁽¹⁾ For all available packages, see the orderable addendum at the end of the data sheet.



All inputs protected by the protection network shown to the right



2

Table of Contents

1	Feat	ures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics: Static 5
	6.6	Electrical Characteristics: Dynamic8
	6.7	Typical Characteristics 9
7	Para	ameter Measurement Information 11
8	Deta	ailed Description 13
	8.1	Overview 13
	8.2	Functional Block Diagram 13

	8.3	Feature Description	13
	8.4	Device Functional Modes	13
9	Арр	lication and Implementation	14
	9.1	Application Information	14
	9.2	Typical Applications	14
10	Pow	ver Supply Recommendations	16
11	Lay	out	16
	11.1	Layout Guidelines	16
	11.2	Layout Example	16
12	Dev	ice and Documentation Support	18
	12.1	Receiving Notification of Documentation Updates	18
	12.2	Community Resources	18
	12.3	Trademarks	18
	12.4	Electrostatic Discharge Caution	18
	12.5	Glossary	18
13		hanical, Packaging, and Orderable	
	Info	rmation	18

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision E (September 2016) to Revision F	Page
•	Changed incorrect pin descriptions to match package drawing	3
С	hanges from Revision D (August 2003) to Revision E	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	1
•	Added Thermal Information table	4

www.ti.com



5 Pin Configuration and Functions



Pin Functions

	PIN	I/O	DESCRIPTION
NO.	NAME		DESCRIPTION
1	А	I	Channel A input
2	$G = \overline{A}$	0	Channel A inverted output
3	В	I	Channel B input
4	$H = \overline{B}$	0	Channel B inverted output
5	С	I	Channel C input
6	$I = \overline{C}$	0	Channel C inverted output
7	V _{SS}	_	Ground
8	$J = \overline{D}$	0	Channel D inverted output
9	D	I	Channel D input
10	$K = \overline{E}$	0	Channel E inverted output
11	E	I	Channel E input
12	$L = \overline{F}$	0	Channel F inverted output
13	F	I	Channel F input
14	V _{DD}	_	Power supply

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT	
DC supply voltage, V _{DD} ⁽²⁾		-0.5	20	V	
Input voltage, all inputs		-0.5	V _{DD} + 0.5	V	
DC input current, any one input			±10	mA	
Device discipation D	$T_A = -55^{\circ}C \text{ to } +100^{\circ}C$		500		
Power dissipation, P _D	$T_A = 100^{\circ}C \text{ to } 125^{\circ}C^{(3)}$		200	mW	
Device dissipation per output transistor			100	mW	
Maximum junction temperature, T _J			150	°C	
Storage temperature, T _{stg}		-65	150	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Voltages referenced to V_{SS} terminal

(3) Derate linearity at 12 mW/°C

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	2000	N/
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply voltage	3	18	V
Operating temperature, T _A	-55	125	°C

6.4 Thermal Information

			CD4	0106B		
	THERMAL METRIC ⁽¹⁾	D (SOIC)	N (PDIP)	NS (SO)	PW (TSSOP)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	
$R_{ hetaJA}$	Junction-to-ambient thermal resistance	86.1	51.3	83.5	114.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	44.3	38.6	41.5	39.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	40.6	31.2	42.2	56.9	°C/W
ΨJT	Junction-to-top characterization parameter	11.6	23.4	13.1	3.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	40.3	31.3	41.8	56.2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics: Static

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
			$T_A = -55^{\circ}C$			1	
			$T_A = -40^{\circ}C$			1	
		$V_{IN} = 0 \text{ or } 5, V_{DD} = 5$	$T_A = 25^{\circ}C$		0.02	1	
			$T_A = 85^{\circ}C$			30	
			T _A = 125°C			30	
			$T_A = -55^{\circ}C$			2	
			$T_A = -40^{\circ}C$			2	
		$V_{IN} = 0 \text{ or } 10, V_{DD} = 10$	$T_A = 25^{\circ}C$		0.02	2	
			$T_A = 85^{\circ}C$			60	
I mov	Quipagant daviag aurrant		T _A = 125°C			60	
I _{DD} max	Quiescent device current		$T_A = -55^{\circ}C$			4	μA
			$T_A = -40^{\circ}C$			4	
		$V_{IN} = 0 \text{ or } 15, V_{DD} = 15$	$T_A = 25^{\circ}C$		0.02	4	
			$T_A = 85^{\circ}C$			120	
			T _A = 125°C			120	
		V _{IN} = 0 or 20, V _{DD} = 20	$T_A = -55^{\circ}C$			20	
			$T_A = -40^{\circ}C$			20	
			$T_A = 25^{\circ}C$		0.04	20	
			$T_A = 85^{\circ}C$			600	
			T _A = 125°C			600	
			$T_A = -55^{\circ}C$	2.2			
			$T_A = -40^{\circ}C$	2.2			
		$V_{DD} = 5$	$T_A = 25^{\circ}C$	2.2	2.9		
			$T_A = 85^{\circ}C$	2.2			
			T _A = 125°C	2.2			
			$T_A = -55^{\circ}C$	4.6			
			$T_A = -40^{\circ}C$	4.6			
V _P min	Positive trigger threshold voltage	V _{DD} = 10	$T_A = 25^{\circ}C$	4.6	5.9		V
	, enage		$T_A = 85^{\circ}C$	4.6			
			T _A = 125°C	4.6			
			$T_A = -55^{\circ}C$	6.8			
			$T_A = -40^{\circ}C$	6.8			
		V _{DD} = 15	$T_A = 25^{\circ}C$	6.8	8.8		
			$T_A = 85^{\circ}C$	6.8			
			T _A = 125°C	6.8			



Electrical Characteristics: Static (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	-	TEST CONDITIONS	MIN	TYP	MAX	UNIT
			$T_A = -55^{\circ}C$			3.6	
			$T_A = -40^{\circ}C$			3.6	
		$V_{DD} = 5$	$T_A = 25^{\circ}C$		2.9	3.6	
			$T_A = 85^{\circ}C$			3.6	
			T _A = 125°C			3.6	
			$T_A = -55^{\circ}C$			7.1	
	5 10 11 10 10 10 10		$T_A = -40^{\circ}C$			7.1	
V _P max	Positive trigger threshold voltage	V _{DD} = 10	$T_A = 25^{\circ}C$		5.9	7.1	V
	renage		$T_A = 85^{\circ}C$			7.1	
			T _A = 125°C			7.1	
			$T_A = -55^{\circ}C$			10.8	
			$T_A = -40^{\circ}C$			10.8	
		V _{DD} = 15	$T_A = 25^{\circ}C$		8.8	10.8	
			$T_A = 85^{\circ}C$			10.8	
			T _A = 125°C			10.8	
			$T_A = -55^{\circ}C$	0.9			
		V _{DD} = 5	$T_A = -40^{\circ}C$	0.9			
	Negative trigger threshold voltage		$T_A = 25^{\circ}C$	0.9	1.9		
			$T_A = 85^{\circ}C$	0.9			
			T _A = 125°C	0.9			
			$T_A = -55^{\circ}C$	2.5			
		V _{DD} = 10	$T_A = -40^{\circ}C$	2.5			V
√ _N min			$T_A = 25^{\circ}C$	2.5	3.9		
	voltago		T _A = 85°C	2.5			
			T _A = 125°C	2.5			
		V _{DD} = 15	$T_A = -55^{\circ}C$	4			
			$T_A = -40^{\circ}C$	4			
			$T_A = 25^{\circ}C$	4	5.8		
			$T_A = 85^{\circ}C$	4			
			T _A = 125°C	4			
			$T_A = -55^{\circ}C$			2.8	
			$T_A = -40^{\circ}C$			2.8	
		$V_{DD} = 5$	T _A = 25°C		1.9	2.8	
			$T_A = 85^{\circ}C$			2.8	
			T _A = 125°C			2.8	
			T _A = -55°C			5.2	
	No setting to see the set of state		$T_A = -40^{\circ}C$			5.2	
V _N max	Negative trigger threshold voltage	V _{DD} = 10	$T_A = 25^{\circ}C$		3.9	5.2	V
	5		T _A = 85°C			5.2	
			T _A = 125°C			5.2	
			$T_A = -55^{\circ}C$			7.4	
			$T_A = -40^{\circ}C$			7.4	
		V _{DD} = 15	$T_A = 25^{\circ}C$		5.8	7.4	
			$T_A = 85^{\circ}C$			7.4	
			T _A = 125°C			7.4	



Electrical Characteristics: Static (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	ТҮР	MAX	UNIT
			$T_A = -55^{\circ}C$	0.3			
			$T_A = -40^{\circ}C$	0.3			
		$V_{DD} = 5$	$T_A = 25^{\circ}C$	0.3	0.9		
V _H min Hysteresis voltage			T _A = 85°C	0.3			
			T _A = 125°C	0.3			
			$T_A = -55^{\circ}C$	1.2			
			$T_A = -40^{\circ}C$	1.2			
V _H min	Hysteresis voltage	V _{DD} = 10	T _A = 25°C	1.2	2.3		V
			T _A = 85°C	1.2			
			T _A = 125°C	1.2			
			T _A = -55°C	1.6			
			$T_A = -40^{\circ}C$	1.6			
		V _{DD} = 15	$T_A = 25^{\circ}C$	1.6	3.5		
			$T_A = 85^{\circ}C$	1.6			
			$T_A = 125^{\circ}C$	1.6			
			$T_A = -55^{\circ}C$			1.6	
		V _{DD} = 5	$T_{A} = -40^{\circ}C$			1.6	V
			$T_A = 25^{\circ}C$		0.9	1.6	
			$T_{A} = 85^{\circ}C$		0.0	1.6	
			$T_{A} = 00^{\circ} C$ $T_{A} = 125^{\circ} C$			1.6	
		V _{DD} = 10	$T_A = -55^{\circ}C$			3.4	
			$T_A = -40^{\circ}C$			3.4	
/max	Hystoresis voltage		$T_A = 25^{\circ}C$		2.3	3.4	
Чшах	Tysteresis voltage		$T_A = 25 \text{ C}$ $T_A = 85^{\circ}\text{C}$		2.5	3.4	
						3.4	
			$T_{A} = 125^{\circ}C$				
			$T_A = -55^{\circ}C$			5 5	
		V 1E	$T_A = -40^{\circ}C$		2.5		
		V _{DD} = 15	$T_A = 25^{\circ}C$		3.5	5	
			$T_A = 85^{\circ}C$			5	
			$T_A = 125^{\circ}C$	0.04		5	
			$T_A = -55^{\circ}C$	0.64			
		$V_{O} = 0.4, V_{IN} = 0 \text{ or } 5,$	$T_A = -40^{\circ}C$	0.61			
		$V_{DD} = 5$	$T_A = 25^{\circ}C$	0.51	1		
			$T_A = 85^{\circ}C$	0.42			
			$T_A = 125^{\circ}C$	0.36			
			$T_A = -55^{\circ}C$	1.6			
		V _O = 0.5, V _{IN} = 0 or 10,	$T_A = -40^{\circ}C$	1.5			
_{OL} min	Output low (sink) current	$V_0 = 0.3, V_{\rm IN} = 0.0110,$ $V_{\rm DD} = 10$	$T_A = 25^{\circ}C$	1.3	2.6		mA
			T _A = 85°C	1.1			
			T _A = 125°C	0.9			
			$T_A = -55^{\circ}C$	4.2			
			$T_A = -40^{\circ}C$	4			
		$V_{O} = 1.5, V_{IN} = 0 \text{ or } 15, V_{DD} = 15$	$T_A = 25^{\circ}C$	3.4	6.8		
		00	$T_A = 85^{\circ}C$	2.8			
			T _A = 125°C	2.4			

Electrical Characteristics: Static (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CO	NDITIONS	MIN	UNIT			
			T _A = -55°C	-0.64				
			$T_A = -40^{\circ}C$	-0.61				
		$V_{O} = 4.6, V_{IN} = 0 \text{ or } 5, V_{DD} = 5$	T _A = 25°C	-0.51	-1			
		100 - 0	$T_A = 85^{\circ}C$	-0.42				
			T _A = 125°C	-0.36				
l _{OH} min			$T_A = -55^{\circ}C$	-2				
			$T_A = -40^{\circ}C$	-1.8				
		V _O = 2.5, V _{IN} = 0 or 5, V _{DD} = 5	$T_A = 25^{\circ}C$	-1.6	-3.2			
		100 - 0	$T_A = 85^{\circ}C$	-1.3				
	Output high (source)		T _A = 125°C	-1.15			mA	
	current		$T_A = -55^{\circ}C$	-1.6				
		V 05.V 0	$T_A = -40^{\circ}C$	-1.5				
		V _O = 9.5, V _{IN} = 0 or 10, V _{DD} = 10	T _A = 25°C	-1.3	-2.6			
		VDD = 10	T _A = 85°C	-1.1				
			T _A = 125°C	-0.9				
			T _A = -55°C	-4.2		 0.05 0.05 0.05 0.05 0.05 1 1 ±0.1 ±0.1 ±0.1		
			$T_A = -40^{\circ}C$	-4				
		$V_0 = 13.5, V_{IN} = 0 \text{ or } 15, V_{DD} = 15$	T _A = 25°C	-3.4	-6.8			
		$v_{DD} = 15$	T _A = 85°C	-2.8				
			T _A = 125°C	-2.4				
V _{OL} max		V _{IN} = 5, V _{DD} = 5	T _A = -55°C, -40°C, 25°C, 85°C, and 125°C		0	0.05 0.05 0.05 0.05 <u>±0.1</u> ±0.1 ±0.1		
	Low-level output voltage	V _{IN} = 10, V _{DD} = 10	T _A = -55°C, -40°C, 25°C, 85°C, and 125°C		0		V	
		$V_{IN} = 15, V_{DD} = 15$	T _A = -55°C, -40°C, 25°C, 85°C, and 125°C		0			
		$V_{\rm IN}=0,V_{\rm DD}=5$	T _A = -55°C, -40°C, 25°C, 85°C, and 125°C	4.95	5			
V _{OH} min	High-level output voltage	V _{IN} = 0, V _{DD} = 10	T _A = -55°C, -40°C, 25°C, 85°C, and 125°C	9.95	10	0.05 0.05 ±0.1 ±0.1 ±0.1	V	
		V _{IN} = 0, V _{DD} = 15	T _A = -55°C, -40°C, 25°C, 85°C, and 125°C	14.95	15			
			$T_A = -55^{\circ}C$			±0.1		
			$T_A = -40^{\circ}C$			±0.1		
_{IN} max	Input current	V _{IN} = 0 or 18, V _{DD} = 18	T _A = 25°C		±0.00001	±0.1	μA	
			T _A = 85°C			±1		
			T _A = 125°C			0.05 0.05 <u>±0.1</u> ±0.1 ±0.1 ±1		

6.6 Electrical Characteristics: Dynamic

at $T_A = 25^{\circ}$ C, input t_r , $t_f = 20$ ns, $C_L = 50$ pF, and $R_L = 200$ k Ω (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$V_{DD} = 5$		140	280	
t _{PHL} , Propa t _{PLH}	Propagation delay time	V _{DD} = 10		70	140	ns
		V _{DD} = 15		60	120	
t _{THL} , t _{TLH}		$V_{DD} = 5$		100	200	
	Transition time	V _{DD} = 10		50	100	ns
		V _{DD} = 15		40	80	
C _{IN}	Input capacitance	Any input		5	7.5	pF

8 Submit Documentation Feedback

Copyright © 1998–2017, Texas Instruments Incorporated



6.7 Typical Characteristics




CD40106B

SCHS097F-NOVEMBER 1998-REVISED MARCH 2017




www.ti.com

Typical Characteristics (continued)





7 Parameter Measurement Information








Figure 12. Input and Output Characteristics



a) Definition of $V_{\text{P}},\,V_{\text{N}},\,\text{and}\,\,V_{\text{H}}$

b) Transfer Characteristics of 1 of 6 Gates







Figure 14. Quiescent Device Current Test Circuit



Parameter Measurement Information (continued)








Figure 16. Dynamic Power Dissipation Test Circuit




8 Detailed Description

8.1 Overview

The CD40106B device contains six independent inverters with schmitt trigger inputs. They perform the Boolean function $Y = \overline{A}$ in positive logic.

Schmitt-Trigger inputs are designed to provide a minimum separation between positive and negative switching thresholds. This allows for noisy or slow inputs that would cause problems such as oscillation or excessive current consumption.

8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

8.3 Feature Description

The CD40106B has standardized symmetrical output characteristics and a wide operating voltage from 3 V to 18 V with quiescent current of 20 μ A tested at 20 V. These devices have transition times of t_{TLH} = t_{THL} = 50 ns (typical) at 10 V. The operating temperature is from -55°C to +125°C. Schmitt trigger inputs on this device support slow or noisy input signals.

8.4 Device Functional Modes

Table 1 lists the functional modes of the CD40106B.

Table 1. Function Table		Table	1.	Function	Table
-------------------------	--	-------	----	----------	-------

INPUT	OUTPUT
Н	L
L	Н



9 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The CD40106B device is a Schmitt-Trigger input device that can be used for a multitude of inverting buffer type functions. The application shown here takes advantage of the Schmitt-Trigger inputs to produce a square wave output from a sine wave input.

9.2 Typical Applications

9.2.1 Wave Shaper



Copyright © 2017, Texas Instruments Incorporated

Figure 17. Wave Shaper Schematic

9.2.1.1 Design Requirements


Take care to avoid bus contention, because it can drive currents that would exceed maximum limits. Parallel output drive can create fast edges into light loads so consider routing and load conditions to prevent ringing.


9.2.1.2 Detailed Design Procedure

The recommended input conditions for Figure 17 includes specified high and low levels (see V_P and V_N in *Electrical Characteristics: Static*). Inputs are not overvoltage tolerant and must be below V_{CC} level because of the presence of input clamp diodes to VCC.

The recommended output condition for the CD40106B application includes specific load currents. Load currents must be limited so as to not exceed the total power (continuous current through VCC or GND) for the device. These limits are in the *Absolute Maximum Ratings*. Outputs must not be pulled above V_{CC} .

9.2.1.3 Application Curve








Typical Applications (continued)

9.2.2 Monostable Multivibrator

The timing of the monostable multivibrator circuit can be set by following the equations shown in Figure 19.




Copyright © 2016, Texas Instruments Incorporated

Figure 19. Monostable Multivibrator Schematic and Equations

9.2.3 Astable Multivibrator

The timing of the astable multivibrator circuit can be set by following the equations shown in Figure 20.



For the Range of R and C Given 2 μ s < t_A < 0.4 s

Copyright © 2016, Texas Instruments Incorporated

Figure 20. Astable Multivibrator Schematic and Equations



10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. The V_{CC} terminal must have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended to be used on the V_{CC} terminal, and it must be placed as close as possible to the pin for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices, inputs must never float. In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such inputs must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they are tied to GND or V_{CC} , whichever makes more sense or is more convenient. Floating outputs are generally acceptable, unless the part is a transceiver.

11.2 Layout Example




Figure 21. Layout Diagram



Layout Example (continued)




Figure 22. Dimensions and Pad Layout for CD40106BH

TEXAS INSTRUMENTS

www.ti.com

12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD40106BE	ACTIVE	PDIP	Ν	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD40106BE	Samples
CD40106BEE4	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD40106BE	Samples
CD40106BF	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD40106BF	Samples
CD40106BF3A	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD40106BF3A	Samples
CD40106BM	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40106BM	Samples
CD40106BM96	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40106BM	Samples
CD40106BM96E4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40106BM	Samples
CD40106BM96G4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40106BM	Samples
CD40106BMG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40106BM	Samples
CD40106BMT	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40106BM	Samples
CD40106BNSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40106B	Samples
CD40106BPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0106B	Samples
CD40106BPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0106B	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



24-Aug-2018

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD40106B, CD40106B-MIL :

Catalog: CD40106B

• Military: CD40106B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD40106BM96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD40106BM96G4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD40106BMT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD40106BNSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD40106BPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

8-Nov-2018



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD40106BM96	SOIC	D	14	2500	367.0	367.0	38.0
CD40106BM96G4	SOIC	D	14	2500	367.0	367.0	38.0
CD40106BMT	SOIC	D	14	250	210.0	185.0	35.0
CD40106BNSR	SO	NS	14	2000	367.0	367.0	38.0
CD40106BPWR	TSSOP	PW	14	2000	367.0	367.0	35.0

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated