

The LM193 series consists of two independent

precision voltage comparators with an offset voltage

specification as low as 2.0 mV max for two

comparators which were designed specifically to operate from a single power supply over a wide range

of voltages. Operation from split power supplies is

also possible and the low power supply current drain

is independent of the magnitude of the power supply

voltage. These comparators also have a unique characteristic in that the input common-mode voltage

range includes ground, even though operated from a

Application areas include limit comparators, simple

analog to digital converters; pulse, squarewave and

time delay generators; wide range VCO; MOS clock

timers; multivibrators and high voltage digital logic

gates. The LM193 series was designed to directly interface with TTL and CMOS. When operated from

both plus and minus power supplies, the LM193

series will directly interface with MOS logic where

their low power drain is a distinct advantage over

The LM393 and LM2903 parts are available in TI's

innovative thin DSBGA package with 8 (12 mil) large

www.ti.com

SNOSBJ6E - OCTOBER 1999-REVISED MARCH 2013

LM193/LM293/LM393/LM2903 Low Power Low Offset Voltage Dual Comparators

Check for Samples: LM193-N, LM2903-N, LM293-N, LM393-N

DESCRIPTION

single power supply voltage.

standard comparators.


bumps.

FEATURES

- Wide Supply
 - Voltage Range: 2.0V to 36V
 - Single or Dual Supplies: ±1.0V to ±18V
- Very Low Supply Current Drain (0.4 mA) Independent of Supply Voltage
- Low Input Biasing Current: 25 nA
- Low Input Offset Current: ±5 nA
- Maximum Offset voltage: ±3 mV
- Input Common-Mode Voltage Range Includes Ground
- Differential Input Voltage Range Equal to the Power Supply Voltage
- Low Output Saturation Voltage: 250 mV at 4
 mA
- Output Voltage Compatible with TTL, DTL, ECL, MOS and CMOS logic systems
- Available in the 8-Bump (12 mil) DSBGA Package
- See AN-1112 (SNVA009) for DSBGA Considerations

ADVANTAGES

- High Precision Comparators
- Reduced Vos Drift Over Temperature
- Eliminates Need for Dual Supplies
- Allows Sensing Near Ground
- Compatible with All Forms of Logic
- Power Drain Suitable for Battery Operation






Figure 1. Squarewave Oscillator

Figure 2. Non-Inverting Comparator with Hysteresis

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



SNOSBJ6E-OCTOBER 1999-REVISED MARCH 2013

Schematic and Connection Diagrams





Figure 3. Schematic







Figure 4. TO-99 Package







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Absolute Maximum Ratings⁽¹⁾⁽²⁾

SNOSBJ6E-OCTOBER 1999-REVISED MARCH 2013

Absolute Maximum Ratings (77)	
Supply Voltage, V ⁺	36V
Differential Input Voltage ⁽³⁾	36V
Input Voltage	-0.3V to +36V
Input Current (V _{IN} <-0.3V) ⁽⁴⁾	50 mA
Power Dissipation ⁽⁵⁾	
PDIP	780 mW
TO-99	660 mW
SOIC Package	510 mW
DSBGA Package	568mW
Output Short-Circuit to Ground ⁽⁶⁾	Continuous
Operating Temperature Range	
LM393	0°C to +70°C
LM293	−25°C to +85°C
LM193/LM193A	-55°C to +125°C
LM2903	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	+260°C
Soldering Information	
CDIP, PDIP Package Soldering (10 seconds)	260°C
SOIC Package	215°C
Vapor Phase (60 seconds)	
Infrared (15 seconds)	220°C
See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other	methods of soldering surface mount devices.
ESD rating (1.5 k Ω in series with 100 pF)	1300V

(1) Refer to RETS193AX for LM193AH military specifications and to RETS193X for LM193H military specifications.

(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
 (3) Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than -0.3V (or 0.3V below the magnitude of the negative power supply, if used).

- (4) This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the V⁺ voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than -0.3V.
- (5) For operating at high temperatures, the LM393 and LM2903 must be derated based on a 125°C maximum junction temperature and a thermal resistance of 170°C/W which applies for the device soldered in a printed circuit board, operating in a still air ambient. The LM193/LM193A/LM293 must be derated based on a 150°C maximum junction temperature. The low bias dissipation and the "ON-OFF" characteristic of the outputs keeps the chip dissipation very small (P_D≤100 mW), provided the output transistors are allowed to saturate.

(6) Short circuits from the output to V⁺ can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output current is approximately 20 mA independent of the magnitude of V⁺.

SNOSBJ6E-OCTOBER 1999-REVISED MARCH 2013

Electrical Characteristics

(V⁺=5V, $T_A = 25^{\circ}$ C, unless otherwise stated)

Deveryorken		Test Conditions		3A	Units		
Parameter		Test Conditions	Min	Тур	Max	Units	
Input Offset Voltage	(1)			1.0	2.0	mV	
Input Bias Current	I _{IN} (+) or I _{IN} (- Range, V _{CM}	-) with Output In Linear = 0V ⁽²⁾		25	100	nA	
Input Offset Current	I _{IN} (+)−I _{IN} (−)	V _{CM} = 0V		3.0	25	nA	
Input Common Mode Voltage Range	V+ = 30V ⁽³⁾)	0		V+-1.5	V	
Supply Current	R _L =∞	V*=5V		0.4	1	mA	
		V*=36V		1	2.5	mA	
Voltage Gain	R_L ≥15 kΩ, V V _O = 1V to 2		50	200		V/mV	
Large Signal Response Time	V _{IN} =TTL Log V _{RL} =5V, R _L =	gic Swing, V _{REF} =1.4V =5.1 kΩ		300		ns	
Response Time	V _{RL} =5V, R _L =	=5.1 kΩ ⁽⁴⁾		1.3		μs	
Output Sink Current	V _{IN} (−)=1V, \	/ _{IN} (+)=0, V _O ≈1.5V	6.0	16		mA	
Saturation Voltage	V _{IN} (−)=1V, \	/ _{IN} (+)=0, I _{SINK} ≤4 mA		250	400	mV	
Output Leakage Current	V _{IN} (−)=0, V _I	N(+)=1V, V _O =5V		0.1		nA	

At output switch point, V_O≃1.4V, R_S=0Ω with V⁺ from 5V to 30V; and over the full input common-mode range (0V to V⁺−1.5V), at 25°C.
 The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.

(3) The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V⁺-1.5V at 25°C, but either or both inputs can go to 36V without damage, independent of the magnitude of V⁺.

(4) The response time specified is for a 100 mV input step with 5 mV overdrive. For larger overdrive signals 300 ns can be obtained, see Typical Performance Characteristics.

Electrical Characteristics

(V⁺=5V, $T_A = 25^{\circ}$ C, unless otherwise stated)

Devenueter	Test Conditions			LM193			LM293, LM393			LM2903			
Parameter		Min	Тур	Мах	Min	Тур	Max	Min	Тур	Max	Units		
Input Offset Voltage	(1)			1.0	5.0		1.0	5.0		2.0	7.0	mV	
Input Bias Current	I _{IN} (+) or I _{IN} (Linear Rang	(-) with Output In ge, $V_{CM} = 0V^{(2)}$		25	100		25	250		25	250	nA	
Input Offset Current	I _{IN} (+)-I _{IN} (-)	$V_{CM} = 0V$		3.0	25		5.0	50		5.0	50	nA	
Input Common Mode Voltage Range	V+ = 30V ⁽³⁾	3)	0		V+-1.5	0		V+-1.5	0		V+−1.5	V	
Supply Current	R _L =∞	V+=5V		0.4	1		0.4	1		0.4	1.0	mA	
		V+=36V		1	2.5		1	2.5		1	2.5	mA	
Voltage Gain	R _L ≥15 kΩ, V V _O = 1V to		50	200		50	200		25	100		V/mV	
Large Signal Response Time	V _{IN} =TTL Lo V _{RL} =5V, R _L	ogic Swing, V _{REF} =1.4V _=5.1 kΩ		300			300			300		ns	
Response Time	V _{RL} =5V, R _L		1.3			1.3			1.5		μs		
Output Sink Current	V _{IN} (−)=1V,	6.0	16		6.0	16		6.0	16		mA		
Saturation Voltage	V _{IN} (−)=1V,		250	400		250	400		250	400	mV		
Output Leakage Current	V _{IN} (−)=0, V	_{IN} (+)=1V, V _O =5V		0.1			0.1			0.1		nA	

(1) At output switch point, $V_0 \approx 1.4V$, $R_s = 0\Omega$ with V⁺ from 5V to 30V; and over the full input common-mode range (0V to V⁺-1.5V), at 25°C. (2) The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the

state of the output so no loading change exists on the reference or input lines.

(3) The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V⁺-1.5V at 25°C, but either or both inputs can go to 36V without damage, independent of the magnitude of V⁺.

(4) The response time specified is for a 100 mV input step with 5 mV overdrive. For larger overdrive signals 300 ns can be obtained, see Typical Performance Characteristics.



SNOSBJ6E-OCTOBER 1999-REVISED MARCH 2013

www.ti.com

Electrical Characteristics

 $(V + = 5V)^{(1)}$

Devementer	Test Conditions		Units			
Parameter	Test Conditions	Min	Тур	Max	Units	
Input Offset Voltage	(2)			4.0	mV	
Input Offset Current	I _{IN(+)} -I _{IN(-)} , V _{CM} =0V			100	nA	
Input Bias Current	$I_{IN}(+)$ or $I_{IN}(-)$ with Output in Linear Range, $V_{CM}=0V^{(3)}$			300	nA	
Input Common Mode Voltage Range	V*=30V ⁽⁴⁾	0		V+-2.0	V	
Saturation Voltage	V _{IN} (−)=1V, V _{IN} (+)=0, I _{SINK} ≤4 mA			700	mV	
Output Leakage Current	V _{IN} (-)=0, V _{IN(+)} =1V, V _O =30V			1.0	μA	
Differential Input Voltage	Keep All V _{IN} 's≥0V (or V [−] , if Used), ⁽⁵⁾			36	V	

(1) These specifications are limited to -55°C≤T_A≤+125°C, for the LM193/LM193A. With the LM293 all temperature specifications are limited to -25°C≤T_A≤+85°C and the LM393 temperature specifications are limited to 0°C≤T_A≤+70°C. The LM2903 is limited to -40°C≤T_A≤+85°C.

(2) At output switch point, V_{Ω} = 1.4V, R_{s} = 0 Ω with V⁺ from 5V to 30V; and over the full input common-mode range (0V to V⁺-1.5V), at 25°C.

(3) The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.

(4) The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V⁺-1.5V at 25°C, but either or both inputs can go to 36V without damage, independent of the magnitude of V⁺.

(5) Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than −0.3V (or 0.3V below the magnitude of the negative power supply, if used).

Electrical Characteristics

 $(V + = 5V)^{(1)}$

Denemater	Test Conditions		LM193			LM293, LM393			LM2903			
Parameter			Тур	Max	Min	Тур	Max	Min	Тур	Max	Units	
Input Offset Voltage	(2)			9			9		9	15	mV	
Input Offset Current	I _{IN(+)} -I _{IN(-)} , V _{CM} =0V			100			150		50	200	nA	
Input Bias Current	$I_{IN}(+)$ or $I_{IN}(-)$ with Output in Linear Range, $V_{CM}{=}0V_{\scriptscriptstyle (3)}$			300			400		200	500	nA	
Input Common Mode Voltage Range	V ⁺ =30V ⁽⁴⁾	0		V ⁺ -2.0	0		V ⁺ -2.0	0		V ⁺ -2.0	V	
Saturation Voltage	V _{IN} (−)=1V, V _{IN} (+)=0, I _{SINK} ≤4 mA			700			700		400	700	mV	
Output Leakage Current	V _{IN} (-)=0, V _{IN(+)} =1V, V _O =30V			1.0			1.0			1.0	μA	
Differential Input Voltage	Keep All V _{IN} 's≥0V (or V [−] , if Used), (5)			36			36			36	V	

(1) These specifications are limited to −55°C≤T_A≤+125°C, for the LM193/LM193A. With the LM293 all temperature specifications are limited to −25°C≤T_A≤+85°C and the LM393 temperature specifications are limited to 0°C≤T_A≤+70°C. The LM2903 is limited to −40°C≤T_A≤+85°C.

(2) At output switch point, V_O≃1.4V, R_S=0Ω with V⁺ from 5V to 30V; and over the full input common-mode range (0V to V⁺−1.5V), at 25°C.
 (3) The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.

(4) The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V⁺-1.5V at 25°C, but either or both inputs can go to 36V without damage, independent of the magnitude of V⁺.


(5) Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than -0.3V (or 0.3V below the magnitude of the negative power supply, if used).

LM193-N, LM2903-N, LM293-N, LM393-N

SNOSBJ6E-OCTOBER 1999-REVISED MARCH 2013

Supply Current Input Current 80 1.0 T_A = -55°C VIN (CM) = 0 VDC $R_{IN(CM)} \cong 10^9 \Omega$ I⁺ – SUPPLY CURRENT (mA) $I_{N} = INPUT CURRENT (nA_{DC})$ 0.8 = 0°C 60 T_A = −55°C = +25°C 0.6 = 0°C 40 = +70°C ΤA 0.4 = +125°C TΑ 20 T۵ = +125°C T_A = +25°C 0.2 +70°C RL 0 10 20 30 40 0 10 20 30 40 V⁺ - SUPPLY VOLTAGE (V_{DC}) V^+ – SUPPLY VOLTAGE (V_{DC}) Figure 7. Figure 8. Response Time for Various Input Overdrives—Negative Transition **Output Saturation Voltage** 10 6.0 OUTPUT VOLTAGE, V_o (V) 5.0 mV = INPUT OVERDRIVE v_o – saturation voltage (v_{bc}) OUT OF 5.0 SATURATION 4.0 20 m \ 1.0 3.0 2.0 = +125 T۸ 100 m 1.0 0.1 . -55°C INPUT VOLTAGE, V_{IN} (mV) 0 0 0.01 -50 = +25°C T₄ 100 Γ_A = 25°C 0.001 0.01 0.1 1.0 10 100 Q 0.5 1.0 1.5 2.0 Io - OUTPUT SINK CURRENT (mA) TIME (µsec) Figure 9. Figure 10.

Response Time for Various Input Overdrives—Positive Transition





6

Copyright © 1999-2013, Texas Instruments Incorporated

Product Folder Links: LM193-N LM2903-N LM293-N LM393-N

Typical Performance Characteristics LM193/LM293/LM393, LM193A

TEXAS INSTRUMENTS

www.ti.com





LM193-N, LM2903-N, LM293-N, LM393-N

SNOSBJ6E - OCTOBER 1999-REVISED MARCH 2013


Typical Performance Characteristics


LM2903






Response Time for Various Input Overdrives—Negative Transition







Response Time for Various Input Overdrives—Positive Transition





SNOSBJ6E-OCTOBER 1999-REVISED MARCH 2013

APPLICATION HINTS

The LM193 series are high gain, wide bandwidth devices which, like most comparators, can easily oscillate if the output lead is inadvertently allowed to capacitively couple to the inputs via stray capacitance. This shows up only during the output voltage transition intervals as the comparator change states. Power supply bypassing is not required to solve this problem. Standard PC board layout is helpful as it reduces stray input-output coupling. Reducing the input resistors to < 10 k Ω reduces the feedback signal levels and finally, adding even a small amount (1.0 to 10 mV) of positive feedback (hysteresis) causes such a rapid transition that oscillations due to stray feedback are not possible. Simply socketing the IC and attaching resistors to the pins will cause input-output oscillations during the small transition intervals unless hysteresis is used. If the input signal is a pulse waveform, with relatively fast rise and fall times, hysteresis is not required.

All input pins of any unused comparators should be tied to the negative supply.

The bias network of the LM193 series establishes a drain current which is independent of the magnitude of the power supply voltage over the range of from 2.0 V_{DC} to 30 V_{DC} .

It is usually unnecessary to use a bypass capacitor across the power supply line.

The differential input voltage may be larger than V⁺ without damaging the device⁽¹⁾. Protection should be provided to prevent the input voltages from going negative more than $-0.3 V_{DC}$ (at 25°C). An input clamp diode can be used as shown in Typical Applications.

The output of the LM193 series is the uncommitted collector of a grounded-emitter NPN output transistor. Many collectors can be tied together to provide an output OR'ing function. An output pull-up resistor can be connected to any available power supply voltage within the permitted supply voltage range and there is no restriction on this voltage due to the magnitude of the voltage which is applied to the V⁺ terminal of the LM193 package. The output can also be used as a simple SPST switch to ground (when a pull-up resistor is not used). The amount of current which the output device can sink is limited by the drive available (which is independent of V⁺) and the β of this device. When the maximum current limit is reached (approximately 16mA), the output transistor will come out of saturation and the output transistor. The low offset voltage of the output transistor (1.0mV) allows the output to clamp essentially to ground level for small load currents.

Typical Applications

 $(V^+=5.0 V_{DC})$




Figure 17. Basic Comparator




Figure 18. Driving CMOS

⁽¹⁾ Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than -0.3V (or 0.3V below the magnitude of the negative power supply, if used).



(V⁺=5.0 V_{DC})




Figure 19. Driving TTL

* For large ratios of R1/R2, D1 can be omitted.




Figure 21. Pulse Generator

SNOSBJ6E - OCTOBER 1999-REVISED MARCH 2013




Figure 20. Squarewave Oscillator





Figure 22. Crystal Controlled Oscillator



 $\begin{array}{l} \mathsf{V}^* = +30 \ \mathsf{V}_{\mathsf{DC}} \\ +250 \ \mathsf{mV}_{\mathsf{DC}} \leq \mathsf{V}_{\mathsf{C}} \leq +50 \ \mathsf{V}_{\mathsf{DC}} \\ 700\mathsf{Hz} \leq \mathsf{f}_{\mathsf{o}} \leq 100\mathsf{k}\mathsf{Hz} \end{array}$

Figure 23. Two-Decade High Frequency VCO

LM193-N, LM2903-N, LM293-N, LM393-N



www.ti.com

SNOSBJ6E-OCTOBER 1999-REVISED MARCH 2013

(V⁺=5.0 V_{DC})




Figure 24. Basic Comparator




Figure 26. Inverting Comparator with Hysteresis




Figure 28. AND Gate





Figure 25. Non-Inverting Comparator with Hysteresis



* OR LOGIC GATE WITHOUT PULL-UP RESISTOR Figure 27. Output Strobing




Figure 29. OR Gate



(V⁺=5.0 V_{DC})





Figure 30. Large Fan-in AND Gate









Figure 34. Zero Crossing Detector (Single Power Supply)

LM193-N, LM2903-N, LM293-N, LM393-N

SNOSBJ6E - OCTOBER 1999-REVISED MARCH 2013








Figure 33. ORing the Outputs




Figure 35. One-Shot Multivibrator

LM193-N, LM2903-N, LM293-N, LM393-N

SNOSBJ6E-OCTOBER 1999-REVISED MARCH 2013






Figure 36. Bi-Stable Multivibrator





Figure 38. Zero Crossing Detector








Figure 39. Comparator With a Negative Reference




Figure 40. Time Delay Generator



www.ti.com



SNOSBJ6E - OCTOBER 1999-REVISED MARCH 2013

www.ti.com

(V⁺=5.0 V_{DC}) Split-Supply Applications

(V⁺=+15 V_{DC} and V⁻=-15 V_{DC})




Figure 41. MOS Clock Driver

SNOSBJ6E-OCTOBER 1999-REVISED MARCH 2013

REVISION HISTORY

Cł	hanges from Revision D (March 2013) to Revision E	Page
•	Changed layout of National Data Sheet to TI format	13

www.ti.com



18-Oct-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins			Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LM193AH	ACTIVE	TO-99	LMC	8	500	TBD	Call TI	Call TI	-55 to 125	LM193AH	Samples
LM193AH/NOPB	ACTIVE	TO-99	LMC	8	500	Green (RoHS & no Sb/Br)	POST-PLATE	Level-1-NA-UNLIM	-55 to 125	LM193AH	Samples
LM193H	ACTIVE	TO-99	LMC	8	500	TBD	Call TI	Call TI	-55 to 125	LM193H	Samples
LM193H/NOPB	ACTIVE	TO-99	LMC	8	500	Green (RoHS & no Sb/Br)	POST-PLATE	Level-1-NA-UNLIM	-55 to 125	LM193H	Samples
LM2903ITL/NOPB	ACTIVE	DSBGA	YZR	8	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	C 03	Samples
LM2903ITLX/NOPB	ACTIVE	DSBGA	YZR	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	C 03	Samples
LM2903M	ACTIVE	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 85	LM 2903M	Samples
LM2903M/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	SN CU SN	Level-1-260C-UNLIM	-40 to 85	LM 2903M	Samples
LM2903MX	ACTIVE	SOIC	D	8	2500	TBD	Call TI	Call TI	-40 to 85	LM 2903M	Samples
LM2903MX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	SN CU SN	Level-1-260C-UNLIM	-40 to 85	LM 2903M	Samples
LM2903N	ACTIVE	PDIP	Р	8	40	TBD	Call TI	Call TI	-40 to 85	LM 2903N	Samples
LM2903N/NOPB	ACTIVE	PDIP	Р	8	40	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	-40 to 85	LM 2903N	Samples
LM293H	ACTIVE	TO-99	LMC	8	500	TBD	Call TI	Call TI	-25 to 85	LM293H	Samples
LM293H/NOPB	ACTIVE	TO-99	LMC	8	500	Green (RoHS & no Sb/Br)	POST-PLATE	Level-1-NA-UNLIM	-25 to 85	LM293H	Samples
LM393M	ACTIVE	SOIC	D	8	95	TBD	Call TI	Call TI	0 to 70	LM 393M	Samples
LM393M/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	SN CU SN	Level-1-260C-UNLIM	0 to 70	LM 393M	Samples
LM393MX	ACTIVE	SOIC	D	8	2500	TBD	Call TI	Call TI	0 to 70	LM 393M	Samples



18-Oct-2013

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM393MX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	SN CU SN	Level-1-260C-UNLIM	0 to 70	LM 393M	Samples
LM393N	ACTIVE	PDIP	Р	8	40	TBD	Call TI	Call TI	0 to 70	LM 393N	Samples
LM393N/NOPB	ACTIVE	PDIP	Р	8	40	Green (RoHS & no Sb/Br)	CU SN Call TI	Level-1-NA-UNLIM	0 to 70	LM 393N	Samples
LM393TL/NOPB	ACTIVE	DSBGA	YZR	8	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	0 to 70	C 02	Samples
LM393TLX/NOPB	ACTIVE	DSBGA	YZR	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	0 to 70	C 02	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



18-Oct-2013

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2903ITL/NOPB	DSBGA	YZR	8	250	178.0	8.4	1.7	1.7	0.76	4.0	8.0	Q1
LM2903ITLX/NOPB	DSBGA	YZR	8	3000	178.0	8.4	1.7	1.7	0.76	4.0	8.0	Q1
LM2903MX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM2903MX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM393MX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM393MX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM393TL/NOPB	DSBGA	YZR	8	250	178.0	8.4	1.7	1.7	0.76	4.0	8.0	Q1
LM393TLX/NOPB	DSBGA	YZR	8	3000	178.0	8.4	1.7	1.7	0.76	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

26-Mar-2013



All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM2903ITL/NOPB	DSBGA	YZR	8	250	210.0	185.0	35.0
LM2903ITLX/NOPB	DSBGA	YZR	8	3000	210.0	185.0	35.0
LM2903MX	SOIC	D	8	2500	367.0	367.0	35.0
LM2903MX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM393MX	SOIC	D	8	2500	367.0	367.0	35.0
LM393MX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM393TL/NOPB	DSBGA	YZR	8	250	210.0	185.0	35.0
LM393TLX/NOPB	DSBGA	YZR	8	3000	210.0	185.0	35.0

LMC (O-MBCY-W8)

METAL CYLINDRICAL PACKAGE



- B. This drawing is subject to change without notice.
 - C. Leads in true position within 0.010 (0,25) R @ MMC at seating plane.
 - D. Pin numbers shown for reference only. Numbers may not be marked on package.
 - E. Falls within JEDEC MO-002/TO-99.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



YZR0008



B. This drawing is subject to change without notice.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated